



# Enhanced functionality of semiconductor devices enabled by ferroelectricity in hafnium oxide

**Thomas Mikolajick**

NaMLab gGmbH, Dresden, Germany, [thomas.mikolajick@namlab.com](mailto:thomas.mikolajick@namlab.com)

IHM, TU Dresden, Dresden, Germany, [thomas.mikolajick@tu-dresden.de](mailto:thomas.mikolajick@tu-dresden.de)




# Outline

## Introduction


- Ferroelectric Materials for Semiconductor Devices
- Basic Ferroelectric Memory Devices
- Ferroelectric enhanced Devices for Beyond von-Neumann Computing
- Ferroelectric Devices for other Applications
- Summary and Conclusion

# Introduction – History of ferroelectric memories

**103 years of ferroelectricity**




**71 years of ferroelectric memory**




**The Memory Guy**  
Jim Handy, Objective Analysis, on Semiconductor Memories

Home About Jim Handy Privacy Policy

**FRAM Turns 68**


  
Jim Handy  
July 10, 2020  
FRAM FeRAM Ferroelectric Memory, Memory Manufacturers, Tomorrow's Memory Technologies  
FeFET, FeRAM, Ferroelectric, FRAM, PZT, SBT, tantalate, tantalum oxide, titanate



Perhaps the oldest nonvolatile semiconductor memory type is the ferroelectric memory, which recently celebrated its 68<sup>th</sup> birthday. FRAM predates flash memory, EEPROM, and even UV-erasable EPROM. It's even older than mask ROM, which wasn't invented until 1967!

As a matter of introduction to the technology, FRAM, or ferroelectric memory, is a read/write nonvolatile memory technology that performs significantly better than either NAND or NOR flash:

**30 years of commercial FRAM**



**1993**  
Introduction of first commercially available FRAM product 512x8 by Ramtron (now Infineon)

- Ferroelectricity in Rochelle salt has been discovered 103 years ago by Josef Valasek
- Ferroelectric memories have been invented 71 years by Dudley Allen Buck
- FRAM is commercially available since 30 years. First products were offered by Ramtron

# Introduction – First report of ferroelectric hafnium oxide

## 12 years of ferroelectric hafnia

Home > Applied Physics Letters > Volume 99, Issue 10 > 10.1063/1.3634052

Full • Published Online: 08 September 2011 Accepted: August 2011

### Ferroelectricity in hafnium oxide thin films

Appl. Phys. Lett. 99, 102903 (2011); <https://doi.org/10.1063/1.3634052>

T. S. Böscke<sup>1, a), b)</sup>, J. Müller<sup>2</sup>, D. Bräuhäus<sup>3</sup>, U. Schröder<sup>4, b)</sup>, and U. Böttger<sup>3</sup>

Full • Submitted: 26 July 2011 • Accepted: 14 August 2011 • Published Online: 12 September 2011

### Ferroelectric Zr<sub>0.5</sub>Hf<sub>0.5</sub>O<sub>2</sub> thin films for nonvolatile memory applications

Home > Journal of Applied Physics > Volume 110, Issue 11 > 10.1063/1.3667205

Full • Submitted: 23 September 2011 • Accepted: 05 November 2011 • Published Online: 07 December 2011

### Ferroelectricity in yttrium-doped hafnium oxide

Journal of Applied Physics 110, 114113 (2011); <https://doi.org/10.1063/1.3667205>

J. Müller<sup>1, a)</sup>, U. Schröder<sup>2, b)</sup>, T. S. Böscke<sup>3, b)</sup>, I. Müller<sup>4</sup>, U. Böttger<sup>4</sup>, L. Wilde<sup>1</sup>, J. Sundqvist<sup>1, b)</sup>, M. Lemberger<sup>5</sup>, P. Kücher<sup>1</sup>, T. Mikolajick<sup>2, 6)</sup>, and L. Frey<sup>5, 7)</sup>

View Affiliations View Contributors

## 4 years of ferroelectric AlScN

### AlScN: A III-V semiconductor based ferroelectric


Cite as: J. Appl. Phys. 125, 114103 (2019); doi: 10.1063/1.5084945

Submitted: 7 December 2018 - Accepted: 28 February 2019 -

Published Online: 18 March 2019

Simon Fichtner<sup>1, 2)</sup>, Niklas Wolff<sup>3)</sup>, Fabian Lofink<sup>2)</sup>, Lorenz Kienle<sup>3)</sup>, and Bernhard Wagner<sup>1, 2)</sup>

## Publications and citations on the topic “ferroelectric memories”



- Ferroelectric hafnium oxide was reported 12 years ago
- Research activities have reached new heights by having a CMOS compatible ferroelectric at hands
- Ferroelectric AlScN was reported only 4 years ago

# Outline


- Introduction

## Ferroelectric Materials for Semiconductor Devices


- Basic Ferroelectric Nonvolatile Memory Devices
- Ferroelectric enhanced Devices for Beyond von-Neumann Computing
- Ferroelectric Devices for other Applications
- Summary and Conclusion

# Ferroelectrics – Reminder


## Ferroelectric crystal



## Double well potential of ferroelectric material





## Hysteresis





- Ferroelectrics have two stable polarization states that can be switched by applying an electric field  
 → **no inefficiency** during writing → **lowest write energy** of known nonvolatile concepts

# Ferroelectrics – Materials for Semiconductor Devices


**Lead-Zirconium Titanate (PZT)**





**Strontium-Bismuth-Tantalate (SBT)**




**Polyvinylidenefluoride (PVDF)**



**Orthorhombic Hafnium Oxide (X:HfO<sub>2</sub>)**



**Aluminum Scandium Nitride (AlScN)**






U. Schröder et al., Nature Reviews Materials 2022

T. Mikolajick et al., IEDM 2019, TED 2020, JAP 2021

<b>2P<sub>R</sub></b> <b>E<sub>C</sub></b> <b>k</b> <b>CMOS Comp.</b>	<b>~ 30-60 μC/cm<sup>2</sup></b>	<b>~ 15-30 μC/cm<sup>2</sup></b>	<b>~ 10-15 μC/cm<sup>2</sup></b>	<b>~ 30-80 μC/cm<sup>2</sup></b>	<b>~ 150-250 μC/cm<sup>2</sup></b>
	<b>~ 0.1 MV/cm</b>	<b>~ 0.05 MV/cm</b>	<b>~ 0.5 MV/cm</b>	<b>~ 1-2 MV/cm</b>	<b>~ 2-5 MV/cm</b>
	<b>~ 300 – 600</b>	<b>~ 200 – 300</b>	<b>~ 10</b>	<b>~ 30</b>	<b>~ 25</b>
	<b>Low to Medium</b>	<b>Low to Medium</b>	<b>very Low</b>	<b>High</b>	<b>Medium to High</b>
					<b>Ideal fit to GaN HEMT</b>

# Ferroelectrics – Reliability Aspects




T. Mikolajick, Ref. Mod. in Mat. Sc. and Mat. Eng., Elsevier 2016

T. Mikolajick et al., IRPS 2021

- Retention: Depolarization as a function of time
- Imprint: Parallel shift of hysteresis as a function of time
- Fatigue: Loss of polarization with field cycling
- Wake-up: Increase of polarization with field cycling in the early phase

# Ferroelectrics – Depolarization Fields




## Depolarization Field


$$E_{FE} = \frac{-Pd_{int}}{\epsilon_0(d_{int}\epsilon_{FE} + d_{FE}\epsilon_{int})}$$

P. D. Lomenzo et al., NVMTS 2019

P. D. Lomenzo et al., ACS Appl. El. Mat. 2020



F. Mehmood et al., Adv. Mat. Interf. 2019



## Interface Field


$$E_{INT} = \frac{Pd_{FE}}{\epsilon_0(d_{int}\epsilon_{FE} + d_{FE}\epsilon_{int})}$$

P. D. Lomenzo et al., APL 2020

- Non ideal electrodes and non-polar regions in the ferroelectric lead to a depolarization field
- The depolarization field can lead to a depolarization of the ferroelectric and to charge injection across non-polar interface layers

# Ferroelectrics – Integration challenges of perovskites

## Material aspects for integration SBT in CMOS





- Hydrogen sensitivity W. Hartner et al., ISIF, 2000
- Sufficient remanent polarization
- appropriate coercive voltage
- reliability
- thermal budget M. Mört et et al., ISIF, 2000
- scaling H. Bachhofer et et al., ISIF, 2000
- Electrode
- barrier M. Röhner, T. Mikolajick et al., ISIF, 2002
- Additional thermal budget
- contaminations

T. Mikolajick et al., Microelectronics Reliability, 2001

C.-U. Pinnow and T. Mikolajick, Journal of the ECS, 2004

## Difficulty of PZT 3D integration




J.-M. Koo et al., IEDM, 2005

C.-P. Yeh et al., AiP Advances, 2016


# Ferroelectrics – Stabilization of the Orthorhombic phase in HfO<sub>2</sub>

Polymorphs in polycrystalline hafnium oxide and resulting electrical behavior



- Orthorhombic HfO<sub>2</sub> is a metastable phase
- Many knobs are known to stabilize the orthorhombic phase
- The different factors involved are interdependent on each other


Possible knobs to stabilize the orthorhombic phase in HfO<sub>2</sub>



T. Mikolajick and U. Schröder, Nat. Mat, 2021

# Ferroelectrics – Electrode Effects

Ferroelectric capacitor illustrating defects and charges at the electrode/ferroelectric interfaces




- Interface between electrode and ferroelectric is a highly defective region
- Charge dynamics at the interface is decisive for reliability


R. Alcalá et al., Adv. Funct. Mat., 2023

# Ferroelectrics – Variation of Top Electrode

## Investigated Electrodes




## Correlation between Endurance and 2Pr




- Nitrides, Oxides and pure metal have been investigated
- Oxidation of electrode is a major differentiator


## Phase distribution




## Estimated oxidation of electrode



## Imprint slope




## Imprint slope vs. Hysteresis shift




# Ferroelectrics – Variation of Bottom Electrode


## Investigated Electrodes




## Phase distribution




## Endurance




## Electrode/HZO lattice mismatch



## O-phase fraction vs. 2Pr



## Imprint slope




R. Alcalá et al., Adv. Funct. Mat., 2023


- Phase composition is independent of position of electrode (top or bottom)
- Reduced scavenging of oxide and nitride electrode leads to increased m-phase and reduce polarization
- Tensile stress (large lattice parameter ratio between electrode and HZO, is more effectively increases Pr at the BE
- No pronounced effect on reliability

# Ferroelectrics – Origin of Antiferroelectric Hysteresis

## Antiferroelectric hysteresis vs. antiferroelectric like hysteresis





## Direct observation of field induced phase transition using Band Excitation (BE) AFM



P. D. Lomenzo et al., Adv. Funk. Mat., 2023

## Simulated and measured piezoresponse



- Origin of antiferroelectric hysteresis is still not 100% clarified
- On hypothesis is a field induced phase transformation
- Direct experimental evidence for the field induced phase transformation is achieved by BE-AFM

# Outline




- Introduction
- Ferroelectric Materials for Semiconductor Devices

## Basic Ferroelectric Memory Devices

- Ferroelectric enhanced Devices for Beyond von-Neumann Computing
- Ferroelectric Devices for other Applications
- Summary and Conclusion

# Basic Ferroelectric Memory Device – Overview



## Readout by switched charge: FeRAM (DRAM like)



T. Micolajick, Ref. Mod. in Mat. Sc. and Mat. Eng., Elsevier 2016



J. Okuno et al., VLSI 2020

## Readout by coupling to transistor channel: FeFET (Flash like)



H. Mulasomanovic et al., Nanotechnology 2021

## Readout by resistance change: FTJ (RRAM like)




E. Y. Tsymlal and H. Kohlstedt, Science 2006

B. Max et al., JEDS 2019


- Ferroelectric materials enable three fundamentally different types of memory devices
- New possibilities for in-memory computing and neuromorphic computing

# Basic Ferroelectric Memory Devices – FeRAM


Current response during reading out of a capacitor



Readout in 1T-1C FeRAM cell



Comparison of stacked capacitor height between DRAM and HfO<sub>2</sub> based FeRAM




S. Slesazek et al. IWCM2 2018


- For readout a pulse in a defined direction is applied to the capacitor
- If the ferroelectric does not switch then only the displacement current will flow
- If the ferroelectric switches, then in addition to the displacement current the switching current will flow
- Switched charge needs to be high enough to develop a reasonable voltage on the bitline

# Basic Ferroelectric Memory Devices – FeRAM


Schematic cross section of 130nm PZT FeRAM




Bit distribution for 180nm PZT FeRAM chip in 2T-2C mode




Endurance of 180nm PZT FeRAM chip in 2T-2C mode



TEM Cross section of PZT FeRAM capacitor



Retention test for 180nm FeRAM chip in 2T-2C mode with and without pre-cycling




- First ferroelectric memories came to market in the early 1990s
- Today state of the art is 130nm/90nm technology
- Very good performance and reliability data


K. R. Udayakumar et al., IMW 2013

# Basic Ferroelectric Memory Devices – FeRAM


SEM of HZO based FeRAM cells integrated in 130nm CMOS




Field dependent Endurance of MFM capacitor with Si-doped HfO<sub>2</sub> for different capacitor sizes



Extrapolated retention failure rate for different temperatures




Bit failures as a function of programming amplitude



T. Francois et al., IEDM 2019, 2021

T. Francois et al., TED 2022

Retention of MFM capacitor with Si-doped HfO<sub>2</sub> for different capacitor sizes



R. Alcalá et al., EDTM 2022

Influence of area, Temp and Field on reliability of MFM capacitor with Si-doped HfO<sub>2</sub>


	Wake-Up	Cycles to Break.	Imprint	Retention
Area (↓)	-	↑	-	-
Temperature (↓)			↓	↑
Electric Field (↓)	-	↑		

R. Alcalá et al., JEDS 2022


■ Promising data for integrated FeRAM using silicon doped hafnium oxide has been shown

# Basic Ferroelectric Memory Devices – FeRAM


Cross section of cell and top view of 64kbit 1T-1C HZO FeRAM




$V_{BL}$  distribution of 1T1C HZO FeRAM for different capacitor sizes




Simulated and measured read operation of 1T-1C HZO FeRAM



Time to breakdown for HZO as a function of electric field and film thickness



Weibull plot of the cycling failures measured and extrapolated for a 8nm thick HZO film



J. Okuno et al., VLSI 2020


J. Okuno et al., JEDS 2022

J. Okuno et al., EDTM 2022

■ First promising data for integrated FeRAM using HZO has been shown


# Basic Ferroelectric Memory Devices – FeRAM

Polarization per footprint of 2D and 3D structure



J. Müller et al., IEDM 2013

Endurance of 3D structures for different cycling fields




P. Polakowski, IMW 2014


- 3D integration is straight forward based on available ALD processes

# Basic Ferroelectric Memory Devices – FeRAM

Process flow, cross vertical and top-view cross sections as well as XRD pattern for 5nm and 7nm HZO integrated into 1xnm technology



Characterization of writing process in 1xnm HZO based FeRAM




- First demonstration of HZO integration into 1xnm technology
- Little data publicly available so far

M. Sung et al., IEDM 2021

# Basic Ferroelectric Memory Devices – FeFET - reminder

## Generic ferroelectric FET



## Gate voltage

$$V_G = \varphi_S + \frac{Q_{sc}(\varphi_S)}{C_{Stack}} + E_{Fe} \cdot d_{Fe}$$

## At flatband

$$V_{FB} = E_{Fe}(P = 0) \cdot d_{Fe}$$


## Memory window

$$MW = V_{FB+} - V_{FB-} \approx 2 \cdot E_C \cdot d_{Fe}$$


- $Q_{sc}$  is the space charge in the silicon and  $C_{stack}$  is the capacitance of the series connection of ferroelectric and dielectric capacitor (assumption: No trapped or fixed charge)
- The nonlinear and switching behavior of the ferroelectric as a function of the electrical field modifies the I-V characteristics of a FeFET compared to a normal MOSFET
- The ferroelectric switching leads to hysteresis
- The memory window depends on the coercive field and the thickness of the material

# Basic Ferroelectric Memory Devices – FeFET

Cross sections of 28nm logic FETs and FeFET




22nm FDSOI FeFET device




10MbArray


Layout and test patterns




I-V curves for low and high VT states of 28nm FeFET device across



Improvement of Variability over time



Cycling endurance behavior



M. Trentzsch et al.,  
IEDM 2016

S. Dünkel et al.,  
IEDM 2017


S. Beyer et al.,  
IMW 2020

H. Mulasomanovic et al.,  
Nanotechnology 2021


- Cell transistor only differs in HfO<sub>2</sub> details; Periphery devices not affected
- Array is fully functional and variability is continuously improving

# Ferroelectric Memories – FeFET

## Construction of VG vs. $t_s$ plots using one shot switching in large and small devices




## Comparison of accumulative switching (AS) and one shot switching (OSS) in large and small devices





- VG vs.  $t_s$  plot can be used to extract retention behavior from switching experiments
- Switching in large and small devices is continuous vs. abrupt
- VG vs.  $t_s$  behavior is universal for large and small devices using one shot and accumulative switching

# Ferroelectric Memories – FeFET



## Switching probability of scaled (80nm/20nm) FeFET



## Accumulative switching of scaled FeFET



## Number of pulses required to switch scaled FeFET as a function of pulse height and width



- Ultra-scaled FeFETs exhibit accumulative switching
- Probability curve is tunable
- The effect can be used for mimicking biological neurons




H. Mulaosmanovic et al., ACS AMI 2018

H. Mulaosmanovic et al., Nanoscale 2018



# Ferroelectric Memories – FeFET

## Reading from front-gate


### FDSOI FeFET illustrating front- and back-gate capacitances



## Reading from back-gate



## Demonstration of 8-V<sub>T</sub> levels




H. Mulaosmanovic et al., Nanoscale 2021


- With two different gates, the write and read paths of a FeFET can be decoupled
- With a significantly thicker gate dielectric in between second gate and channel, the read signal is amplified
- One possible implementation can be achieved by using the back-gate of an FDSOI device

# Ferroelectric Memories – FeFET

## FeFET integrated into 3D NAND




(a)




(b)


## Cell distributions for 3bits per cell



## Cell distributions for 4bits per cell



## Cell distributions for 4 bits per cell after 3k cycles




- First data on integration of ferroelectric Hafnia into 3D NAND shows promising data even for 3 - 4 bits/cell operation

S. Yoon et al. , VLSI 2023


# Ferroelectric Memories – FTJ

## Two Layer Ferroelectric Tunnel Junction




B. Max et al., ESSDERC 2018

## Switching and reading behavior of two layer FTJ using 1nm, 3nm and 6nm tunneling layer



B. Max et al., JEDS 2019

## Fraction of switched area as a function of pulse amplitude




B. Max et al., ACS Appl. El. Mat, 2020


- FTJ is a two terminal resistive switching device
- Stable device operation is possible in a certain thickness window; Dependent on material choice
- Multi-Level is demonstrated in large area test structure

# Ferroelectric Memories – FTJ

## Thinning of ferroelectric layer using atomic layer etching



## FTJ performance with thinned HZO layer



M. Hoffmann et al., APL 2022

- Low current is the biggest issue in FTJ devices
- Hafnium Oxide with a thickness below 8nm is hard to stabilize in the orthorhombic phase
- Thinning after the crystallization can be an alternative


# Outline

- Introduction
- Ferroelectric Materials for Semiconductor Devices
- Basic Ferroelectric Memory Devices


## Ferroelectric enhanced Devices for Beyond von-Neumann Computing

- Ferroelectric Devices for other Applications
- Summary and Conclusion


## FeFET



## In-Memory Computing




## Nonvolatile Logic




E. Breyer et al., APL 2021

- Low current is the biggest issue in FTJ devices
- Hafnium Oxide with a thickness below 8nm is hard to stabilize in the orthorhombic phase
- Thinning after the crystallization can be an alternative

## Reconfigurable NAND/NOR gate



## Principle of reconfigurable NAND/NOR gate



## Truth tables for NAND and NOR gate

In	FE	Out (I)	Out (V)
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

In	FE	Out (I)	Out (V)
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0


E. Breyer et al., IEDM 2017

E. Breyer et al., ISCAS 2018

- One input is stored in form of the ferroelectric polarization
- The second input is applied to the gate
- Reconfiguration can be done by the source voltage or by the back gate voltage in the case of FDSOI



# Ferroelectric devices beyond memories – Image Filter

Single layer perceptron as image filter.  
Kernel coefficients are stored in FeFETs  
integrated into CMOS multipliers




- Integrating FeFET into adder/multiplier structures allows to keep the coefficients directly in the location they are needed

Hybrid static-dynamic full-adder (a) Schematic block diagram of the 8 bit multiplier consisting of 100 full-adders (b)




First result of image filter using solid patterns




S. Sesazek et al., unpublished results

# Ferroelectric devices beyond memories – Artificial neural networks

## Schematic of an Artificial Neural Network




## Training and Inference



- A very simplistic model of the brain
- Nodes are connected via weights
- Inputs to nodes are summed and transferred to the output via an activation function
- Network needs to be trained using large amount of sample data
- Vector-Matrix Multiplication (VMM) is an essential operation both in forward and backpropagation
- Analog in Memory computing to realize VMM is an interesting option


# Ferroelectric devices beyond memories – Artificial neural networks

## Multiply-accumulate in crosspoint array



$$I^{Out}_n = \sum_{k=1}^4 \frac{V^{In}_k}{R_{n,k}}$$

## Vector Matrix Multiplication using FeFET




Y. Long et al., ICCAD, 2018

- Vector-Matrix multiplication (VMM) is a basic operation in ANN
- In a cross-point array VMM can be realized using Ohm's Law (Multiply) and Kirchhoff's Law (Accumulate)
- Either FTJs or FeFETs can be used to store the weights
- Details in FET based architectures can be different (e.g. separate SL or 2T)

# Ferroelectric devices beyond memories – spiking neural networks


## possible circuit/device implementations of neuro-biological processes




- Important neuro-biological processes can be mimicked by modified memory devices
- The rich implementation variety of ferroelectric devices gives many possibilities
- STDP –like behavior is obtained in FeFET and FTJ
- The accumulative switching in scaled FeFETs can be used to mimic the integration and fire behavior of a neuron

# Ferroelectric devices beyond memories – Synapses


## FeFET operated as synapse



## STDP like behavior in FeFET



## STDP like behavior in FTJ




- In a multi domain device the channel current can be controlled either by the voltage or the time of the programming pulses
- Using an additional resistor a two terminal synapse can be mimicked
- STDP –like behavior is obtained
- The three terminal device can also be used directly to decouple prog. and read



H. Mulaosmanovic et al., VLSI 2017

# Ferroelectric devices beyond memories – Neurons

## Accumulative switching of scaled FeFET Repeated integrate and Fire cycles for different voltages




H. Mulaosmanovic et al., ACS AMI 2018





H. Mulaosmanovic et al., Nanoscale 2018

## 7T Neuron circuit




B. Suresh et al., ICECS 2019

## FTJ based integrate and fire neuron



- Ultra-scaled FeFETs exhibit accumulative switching
- The effect can be used for mimicking biological neurons
- current FTJ can be used in gain cell configuration

## Simulation of FTJ based integrate and fire neuron up to the first pulse




P. Gibertini et al., ICECS 2022

# Outline


- Introduction
- Ferroelectric Materials for Semiconductor Devices
- Basic Ferroelectric Memory Devices
- Ferroelectric enhanced Devices for Beyond von-Neumann Computing
- **Ferroelectric Devices for other Applications**
- Summary and Conclusion

# Ferroelectric FETs for frequency multiplication and mixing


## Frequency doubling and mixing: Principle of tuning ambipolarity in a FeFET device




### Principle of frequency doubling using FeFET



### Programmable frequency doubling



### Demonstration of frequency mixing




- GIDL can be influenced by programming and erasing in a FeFET
- In an extreme case an ambipolar characteristic can be achieved
- Frequency doubling can be turned on and off by programming/erasing the FeFET


H. Mulaosmanovic et al., Nature Electronics 2020  
 H. Mulaosmanovic et al., ACS AMI 2020

# Switchable Pyroelectricity


## Antiferroelectric Hysteresis without (a) and with (b) internal bias field




## Pyroelectric coefficient of symmetric and unsymmetric samples



## Antiferroelectric Hysteresis without (left) and with (right) internal bias field after poling



## Field cycling model




- Antiferroelectric hysteresis can be shifted to show a window at 0V
- He shifted hysteresis can be switched between a polar and a non-polar state
- Pyroelectric response can be switches on and off accordingly


P.D. Lomenzo et al., Transducers 2023

# Ferroelectric HEMT using AlScN


Epitaxial AlScN/GaN heterostructure




Std. HEMT (a) and Ferro HEMT (b)





Benchmarking



Hysteresis of epitaxial AlScN/GaN heterostructure



Ferro HEMT transfer curves




- AlScN is an Ideal FIT to GaN HEMT Technology
- Ferroelectric layers allows to tune the threshold voltage by voltage pulses
- In this example the AlScN takes the role of the AlGaN in creating the 2DEG


J. Casamento et al., IEDM 2022

# Ferroelectric HEMT using AlScN


AlScN/GaN/AlGaN/AlN/GaN HEMT




(a) Experimental VT tuning



Simulated transfer curve (a) and band diagram (b)



Temperature dependence of programmed VT




- Here AlScN is used as a ferroelectric insulator in a MISHEMT structure
- Nice VT window in simulation, but much lower one observed experimentally


Z. Zhao et al., Apl. Phys Exp. 2023

# Ferroelectric HEMT using AlScN


## MBE grown AlScN/AlGaN/GaN HEMT




## Std. HEMT Ferro HEMT and Ferro HEMT



## Hysteresis of MBE AlScN MIM capacitor



## Ferro HEMT transfer curves




- Again the AlScN is used in a MISHET structure
- Reasonable VT window


D. Wang et al., Apl. Phys. Lett. 2023

# Ferroelectric HEMT using AlScN



AlScN/Al<sub>2</sub>O<sub>3</sub>/ AlGa<sub>n</sub>/Ga<sub>n</sub> HEMT using sputtered AlScN




Electrical characterization of (sputtered AlScN)/Al<sub>2</sub>O<sub>3</sub>/ AlGa<sub>n</sub>/Ga<sub>n</sub> HEMT



(sputtered AlScN)/Al<sub>2</sub>O<sub>3</sub>/ AlGa<sub>n</sub>/Ga<sub>n</sub> gate stack and P-V loops of MIM cap



Benchmarking




- By using a recessed channel a VT window above 10V is achieved
- Device can be switched between Depletion (D) and Enhancement (E) mode


J. Y- Yang et al., IEEE EDL 2023

# Temperature stability of ferroelectric AlScN


## Investigated structure



## Hysteresis before and after temp cycle to 673K



## Coercive field and polarization as a function of temperature up to 673K




- Up to 673K AlScN shows high stability
- Useful for high temp and power electronics applications


R. Guido et al., Appl. Mat. & Int. (2023)

# Temperature stability of ferroelectric AlScN


Coercive field and polarization as a function of temperature up to 873K



Hysteresis behavior and after temp cycle to 873K as well as temp dependent permittivity



Structural analysis after heating up to 873K



- After heating to 873K AlScN shows irreversible degradation
- There seems to be a transition point at almost 600K

R. Guido et al., Appl. Mat. & Int. (2023)

# Summary and Conclusion

- Ferroelectric devices are very energy efficient in the programming operation
- Ferroelectric hafnium oxide can overcome the integration issues observed with perovskite based ferroelectrics for CMOS while AlScN seems to be an ideal fit for GAN HEMTS
- Three different read operations lead to there different memory cell concepts
- Array level demonstrators fabricated in industry compatible CMOS lines are available both for FeRAM and FeFET based on hafnium oxide
- In-Memory computing and nonvolatile logic can be realized by taking advantage of the fact that FeFETs can be integrated close to regular CMOS transistors and can be programmed and erased using moderate voltages.
- FTJ and FeFETs can be used to realize artificial synapses and FeFETs enable the accumulation required for artificial neurons to realize spiking neural networks
- Many more applications that use either the ferroelectricity ort the associated piezo- and pyroelectricity can now be integrated on a chip

# Thank You



Thanks to all current and former team members of the ferro team at NaMLab!

□ Thanks to all cooperation partners from Fraunhofer IPMS, FMC, Leti, NC State University, RWTH Aachen, Kiel University Tokyo Institute of Technology, Seoul National University, ....

□ Thanks to GLOBALFOUNDRIES for providing their 28nm and 22nm FerroFET technology and Sony as well as Leti for their FeRAM testchips

□ Thanks to you for your attention

“Parts of this work was financially supported by the European Fund for Regional Development EFRD, Europe supports Saxony, and by funds released by the delegates of the Saxon State Parliament as well as by DFG ”



Dieses Maßnahme wird mitfinanziert durch Steuermittel auf Grundlage des von den Abgeordneten des Sächsischen Landtages beschlossenen Haushaltes.

